TABLE OF CONTENTS VOL#005 FOR 28211 001 -10991 MODE M3 RQST BY FACTORY MLC DD DATE 29JUL70 TITLE PART NO. EC NO. FEATURE B/M OR B/MS PAGE NO. SH

** LOGIC TYPE COMPONENT CIRCUITS 2


00.00.00.0 SMS CARD CAP CODE INDEX 0826994 131802


LOGIC NO.	MACH SMS CARD CAP CODE INDEX	PART NO.	EC NO.	
00.00.00.	g 2821	6826994	131802	
CARD CAP	NAME	PART NO.	REF NO.	C.E. REF NO.
		370953	370953	37 0 95 3
17 **	FIELD REPLACEMENT 1	370954	370954	-370954
24 **	FIELD REPLACEMENT 1 2	370952	370952	370952
3Y **	FIELD REPLACEMENT L	376951	370951	370951
4Y **	FIELD REPLACEMENT L.	370950	370950	0370950
5Y **	FIELD REPLACEMENT & 5	370955	378955	0370955
6Y **	FIELD REPLACEMENT 6 SDTDL FAMILY DELAY INFO & SHEETS			729954
,	SDINE PARTLY DELAY THEO 4 SHEETS			
1				774435
AD C-	L.S. POWER TRIGGER TWIN	373316	373316	736615 734383
AD F-	DAP SOLENOID DRIVER	372375	372375	729902
AJ T-	ALLOY DIODES TYPE AAS	370564	370564	734325
AQ N-	DJ DIODE CLAMP	370690	370696	734340
AQ Q-	GENERAL DELAY CIRCUIT	370703	370703	734342
AS Q-	ALLOY CLUTCH MAGNET DR.	372245	372245	734306
AX A-	SDTDL 4-2 WAY PLUS A WOILOAD	372 197	372197 370952	734309
AX C-	SDTDL 1-3, 1-2 WAY -A-O 2º CARD LOAD	372202	370951	734310
AX 6-	SDTDL 3-4 WAY, -A-O LOAD	372206 372207	370954	734313
AX H-	SDTDL 4-2 WAY, 1-3 WAY -A-O LOAD	372209	372209	734374
AX K-	SDTDL 2-5 WAY -A-Q W AND WOFLOAD	372212	370951	734318
AX N-	SDTDL 3-2, -A-O 2 CARD WO LOAD	372212	370954	734319
AX P-	SDTDL 3-4. 1-3 WAY -A-O W4 O LOAD	372214	370954	734320
AX Q-	SDTDL 4-3 WAY, -A-O WILOAD	372240	372240	734322
AX R-	SDTDL 2-2 W PLUS A PLUS O WILOAD	372241	372241	734323
AX S-	2-2 PLUS A, PLUS O, NO LOAD	372244	372244	734338
AX V-	COMPLEMENTRY EMITTER FOLLOWER	372236	370954	754321
AX W-	SDTDL 4-3 HAYA-O HOFLOAD	372239	372239	734347
AX Z→	SDTDL LOW SPEED TRIGGER SDTDL SINSLE SHOT	372275	372275	734405
AZ K-	1-3. 1-2 WAY -A-O WILOAD H.S.	372530	370952	734380
CE X-	1-3. 1-2 WAY -A-O WOJLOAD H.S.	372531	370952	734381
CE Y-	2-5 WAY -A-O DLB W OR WOILOAD H.S.	372525	372525	731375
CE Z~	SDIDL 1-6, 1-4 WAY -A WILOAD	372195	370953	734364
DE N-	4-2 WAY PLUS AND WILDAD	372196	372196	734305
DE P-	TDL AND TRI LOAD CARD	370232	370232	729969
DF J-	SDIBL INVERTING POWER DRIVER	370225	370225	729910
DF R-	SDTDL NON INVERTING POWER DRIVER	370226	370226	729911
D6 C-	SDTDL HEMORY . 158 USEC DELAY LINE	370244	370244	734348
De D-	SDTDL MEMORY .280 USEC DELAY LINE	370245	370245	734349
D6 F-	SOTOL MEMORY .525 USEC DELAY LINE	370247	370247	734351
D6 H-	SDTDL MEMORY 1.2 USEC DELAY LINE	370249	376249	734352
De 2-	SDTDL INDICATOR DRIVER	370347	370347	3 29912
D6 T-	SDTDL 2 WAY LOGIC BLCK LOW SP W LDS	378386	370380	729913
D6 U-	SDTDL 2 WAY LOGIC BLK LOW SP WO LDS	370379	3/0379	729914
De A-	SOTOL 2 WAY LOGIC BLCK LOW SP W LDS	370378	370378	729915
De M-	SDIDL 3 MAY FORIC BEK FOR SE MIO FD	370377	370377	729916
De x-	SDIDL 5 WAY LOGIC BLCK LOW SP W LDS	370376	370953	729917
DE Y-	SDTDL 5 WAY LOGIC BLK LON-SP WO LD	370375	370953	729918
D6 Z-	SDTDL 10 WAY LOG BLK LOW SP W LOAD	370373	370955	729919
DH B-	SDTRL INVERTER LOW SPEED WITH LOAD	370348	370950	729921
			And the second of the second o	and the second


LOGIC NO.	MACH SMS CARD CAP CODE INDEX	PART NO.	EC NO.	
66.60.60.6	2821	0826994	131802	
C400 C40			***	
CARD CAP	NAMÉ	PART NO.	REF NO.	C.E. REF NO.
DH C-	SDTDL INVERTER LOW SPEED WO LOAD	370372	370956	729922
DH F-	SDTDL TRIGGER AND DRIVER	370350	370350	729925
DH J-	SOTOL MUP NUMBER 4	370352	370352	729928
DH V-	SDTDL 1-6, 1-4 WAY -A WOFLOAD	372123	370953	734361
DH W-	SDTDL LATCH 3ºCARD	372 191	372191	734354
DH Y-	SDTDL 1-8, 1-2 WAY -A WOFLOAD	372193	370953	734302
DJ A-	BUFFER MATRIX SWITCH CARD	373329	373329	373329
DJ B-	BUFFER MEMORY CARD	373330	373336	373336
DJ L-	SDTDL SINGLE SHOT HAMMER DR.	373354	373354	734464
DK J-	SDTDL RELAY DRIVER LATCHING	372473	. 372473	734387
DK Q-	DIFFERENCE AMPLIFIER	372496	372496	734390
DK R-	INHIBIT DRIVER	372497	372497	734442
DK S-	1330 KC OSCILLATOR + SHAPER	372501	372501	734373
DK T-	1600 KC OSCILLATOR + SHAPER	372500	372500	734372
DK U-	SDTDL INTEGRATOR	372508	372508	734420
DK W-	POWER LATCH H.S.	372526	372526	734376
BK X-	4-3 WAY -A-O WOILOAD H.S.	372527	370954	734377
DK Y-	1-6, 1-4 HAY -A WOILOAD H.S.	372528	372528	734378
DK Z-	3-4 WAY -A-O WOILOAD H.S.	372529	370951	734379
ED Z-	6 VOLT AMPLIFIER CARD FOR MPS	374621	374621	374621
ES 6-	SPD-CURRENT DRIVE	374907	374907	837973
ES X-	INDICATOR DRIVER	374924	374924	374924
FP Z-	STACKER RATE LIMITER	375157	375157	849091
FR H-	STD INTE LINE REC + GATED LINE DRYR	375188	375188	2532396
FR N-	SELECT-OUT SEQUENCE CARD	375193	375193	2532397
HF T-	SDTDL HS TRIGGER	372575	372575	734333
H6 A-	ROW BIT	373373	373373	734417
JE A-	LINE REC-SLT TO NAND, NAND TO SLT	374791	374791	846924
U6 R-	VOLTAGE SEQUENCING CARD	374792	374792	374792
U6 T-	SENSE AMP DECTECTOR	372992	372992	743068
Y3	NON INVERTING SIMPLEX LINE DRIVER	372976	372976	822929
YK R-	JUMPER CARD ADDRESSING SDTDL DATA REG. AND INHBT DRIVER	370858	370858	370858
YK S-	SDTDL ADDRESS REGISTER	372220	372220	734392
YK T-	BIAS LOAD	372221	372221	734393
YK U-	SETJRESET LOAD	372222	372222	734394
YK V-	INHIBIT LOAD	372223	372223	734395
YK W-	VOLTAGE REGULATOR 42	372224	372224	734396
YK X-	VOLTAGE REGULATOR 43	372225	372225	734397
YK Y-	PARTIAL VOLT. REG. + SENSE GATE GEN.	372226	372226	734398
YL A-	SENSE AMPLIFIER	372227	372227	734399
YP M~	REED RELAY	372229	372229	734401
YY A-	CORE INTERFACE	372680	372680	372680
YY B-	EMITTER GATE FOLLOWER	372701	372701	822942
YY C-	CAPACITOR CABLE CARD	372702	372702	822940
YY D-	CORE MATRIX CARD	372719	372719	372719
YY N-	SDTDL-SDTRL INTERFACE TERM GATED	373432	373432	822938
Z6 6-	SDTDL FOUR 2 WAY N AND LOG BCKS W LD	372723	372723	822935
Z6 H-	SDIDL FOOR 2 WAY N AND LOG BLKS WID LDS	372585	372585	734339
Z6 J-	SDIDE 4 2 WAY N AND LOG BLK WILOADS	372586	372586	734341
•	ALLE A MAIN WIND FOR DEV M. FOUND	372587	372587	734366


FOEIC NO.	MACH	SMS CARD CAP CODE INDEX	PART NO.	EC NO.
00.00.00.0	2821		#826994	131802


CARD CAP	NAME	PART NO.	REF NO.	C.E. REF NO.
26 K-	SDTDL 3 MAY N AND LOG BLK HOO LDS	372588	372588	734402
Z6 L-	SDTDL 2-5 WAY N AND LOG BLK WILOADS	372589	370953	734367
Z6 M-	SDTDL 2-5 WAY N AND LOG BLK HOO LDS	372590	376953	734300
Z6 N-	SOTOL ONE 10 WAY LOGIC BLOCK	372591	376955	734368
ZG P-	SOTOL LOGIC INV. HS LOAD	372592	370956	734369
Z6 Q-	SDTDL LOGIC INV. HS WO LOAD	372593	370956	734376
ZK T-	720KC OSCILLATOR AND SHAPER	372682	372682	734384
ZU D-	12 VOLT AMPLIFIER CARD FOR MPS	372085	372085	372085














OUTPUT

STANDARDI COPE

GENERAL

HIGH SPEED SINGLE LEVEL LOGIC BLOCK OUTPUT FALL TIME VS LOADING 125 RC=0.56K BLOCK LOAD LOGIC 100 BLOCK LOAD 75 50 25 ADD 10 N SEC PER OOT OR TO TE NOTE: 0

NUMBER OF LOADS SWITCHED

INTEGNATIONAL BUSINESS NACHINES CORP.

LOGIC DELAY

BATE

GIVEN A LOAD CONFIGURATION REFER TO THE GRAPH OUTPUT FALL TIME VS. LOADING TO OETERMINE THE OUTPUT FALL TIME.

GIVEN THE INPUT FALL TIME, THE OUTPUT RISE IS DETERMINED FROM THE GRAPH OF OUTPUT RISE TIME VS. INPUT FALL TIME.

KNOWLEGGE OF THE RISE TIME AND USE OF THE GRAPH OF TURN-OFF DELAY VS. INPUT RISE TIME RESULTS IN TURN-OFF LIMITS.


KNOWLEDGE OF INPUT FALL TIME AND USE OF THE GRAPH OF TURN-ON DELAY VS. INPUT FALL TIME RESULTS IN TURN-ON LIMITS.


DEFINITIONS.

SDTDL LOGIC FAMILY DELAY INFORMATION

SHEET I OF 4

THE RISE AND FALL TIMES WERE MEASURED FROM THE 10% TO 90% POINTS OF THE INPUT AND OUTPUT WAVEFORM. THE TURN-ON DELAY WAS MEASURED AS THE TIME INTERVAL BETWEEN 10% OOWN AT THE INPUT TO 10% UP AT THE OUTPUT. THE TURN-OFF DELAY WAS MEASURED AS THE TIME INTERVAL BETWEEN 10% UP AT THE INPUT TO 10% DOWN AT THE OUTPUT. UNLESS OTHERWISE STATED THE RISE, FALL AND DELAY TIMES ARE GIVEN IN N SEC (NANOSECONDS).







NUMBER OF LOADS SWITCHED


			AB	С	4-2-62	
CHARGE NO.	APPROVAL	DATE	CHANGE RO.	APPROVAL	DEVELOPMENT NO.	
115599						29954
	<u> </u>	X	ļ			- 95
	 		 -	<u> </u>		+
	 		-			
	J			 	10 4-1-62	


CIRCUIT AND PACKAGING STANDARD


APPROVAL.












2-2 736615 REFERENCE DRAWING P/N: 373316 EC: Ø113568 PRODUCTION DRAWING 373316 SHEET 3 OF 3 LOW SPEED POWER TRIGGER SET GATE SET GATE AC SET AC SET DC SET DC RESET DC RESET AC RESET AC RESET RESET GATE RESET GATE F 73 SET GATE 6 "ON" SET GATE AC SET DC SET AC RESET DC RESET RESET GATE AC RESET RESET GATE SEQUENCE OF OPERATION I. WHEN THE TRIGGER IS SET, THE "ON" OUTPUT IS AT -6V AND THE "OFF" OUTPUT IS BY. 2. WHEN THE TRIGGER IS IN A RESET CONDITION THE "ON" OUTPUT IS AT BY AND THE "OFF" OUTPUT IS AT -6V. TRIGGER IS SET BY
A.) A NEGATIVE VOLTAGE LEVEL APPLIED TO THE DC SET INPUT OR
B.) AN UP LEVEL AT THE SET GATE INPUT IN CONJUCTION WITH A POSITIVE SHIFT AT THE AC SET INPUT. 4. TRIGGER IS RESET BY
A.) A NEGATIVE VOLTAGE LEVEL AT THE DC RESET INPUT OR
B.) AN UP LEVEL AT THE RESET GATE INPUT IN CONJUNCTION WITH A POSITIVE SHIFT AT THE AC RESET INPUT. NOTES: 1. THE GATES MUST BE AT THE UP LEVEL ISONS BEFORE THE AC SET ARRIVES. 2. THE AC SET SHOULD BE AT LEAST 70MS WICE AND ITS RISE TIME 70MS OR LESS. 3. TRIGGER MAY BE USED IN A BINARY STATE IF BOTH AC INPUTS ARE COMMON. A. THE NON-INVERTING POWER DRIVER CONNECTED IN EACH CIRCUIT IS USED TO DRIVE LARGE LOGIC BLOCKS. LEVELS SIGNAL NAME PINS WAVESHAPE MIN MAX -.17 UP .65V SET GATE -5.8IV -7.649 DOWN UP -.65V -.17 AC SET -7.644 DOWN -5.8IV UP .65V .IV DC SET 5.8IV -7.640 DOWN .65V DC RESET 5.8IV .65V -. 17 AC RESET -7.64V 5.8IV .65V -.17 RESET GATE -7.644 5.814 DOWN -1.10V -.22V ,T ייסאיי סעדפעד UP -1.10V -.2ZV OFF" OUTPUT -5.83V DELAY - HSEC TON TRISE TOFF TFALL HIN 25 MIN 155 CIRCUIT AND PACKAGING STANDARD BINARY OPENATION: APPROVAL 130 475 110 CATED: 370 41 700 20 INTERNATIONAL DUSINESS MACHINES CORP. CHANGE NO. APPROVAL DATE NAME LOW SPEED POWER TRIGGER 4-10-63 115643H 36615

SCALE

DRAW MDE 1-25-63

736615






CARO CODE 729902 A J T -

REFERENCE DRAWING


SEE PRODUCTION DRAWING 370564

ALLOY-DIODES. TYPE AAS



APPLICATION NOTES

THESE DIODES CAN BE USED AS IMPUTS TO EITHER P OR N TYPE LOGIC BLOCKS DEPENDING ON HOW THE PINS ARE CONNECTED.



COMPONENT SIDE

		CIRCUIT AND PACKAGING STANDARD									
	٨	PPROVAL	DATE								
		ABC	4-2-62								
HANGE NO.		APPROVAL	DEVELOPMENT NO.	\prod							
_				12							

INTERNATIONAL BUSINESS MACHINES CORP. DATE CHANGE NO. APPROVAL CATE CHANGE NO. APPROVAL DEVELOPMENT NO.

HANCE ARD ASK TSTR - ALLOY - 4-29-62 115599

DISOR NOBLES NS
DETAIN RQ 3-1-62 DRAW LIG 3-17-62

APPRO CHECK MN 3-1-62 DRAW LIG 3-17-62

APPRO CHECK NS CHECK NS



AQN-

P/N: 370690

REFERENCE DRAWING PRODUCTION DRAWING 370690

DJ DIODE CARD

10 UF 020 14-0J 028 D10 D 26 D15 DJ D13 022 D) 024

OTHER DESIGNATIONS:

482169 JD.7 JD.7 JD.7 -DI-DJ JD.7 -KI-DJ JD.7 -KI-DJ JD.7 22- 369218 369218 JD.7 +(+ DJ J0.7 -D+ DJ J0.7 +(+ DJ J0.7 369218 -26-<u>369218</u> -27-369218 **3 ③** 369218


COMPONENT SIDE


CIRCUIT AND PACKAGING STANDARD

DATE

APPROVAL

INTERNAT	IONAL BU	INESS N	ACHIN	ES CORP.	DATE	CHANGE NO.	APPROVAL	OATE	CHANGE NO.	APPRO 'AL	DEVELOPMENT NO.	
MAME DJ	DIODE	ARD			3-25-63	116800						73
			,		120CT65	125834						+
DESIGN		MODEL	SMS	1440							1 '	32
DETAIL		SCALE		DNE	J				 			15
CHECK		DRAW	MDE	12-19-62	l						1 !	
APPRO CE	a 3-25-6	3 CHECK										







4XC-


P/N 372202 EC: 0114295

REFERENCE DRAWING PRODUCTION DRAWING 372202

SDTDL LS ONE 2-WAY, ONE 3-WAY NEGATIVE AND-NEGATIVE OR LOGIC BLOCKS WITH LOADS







OTHER DESIGNATIONS:

0

CONF. 1,2,4,5 +0 CONF. 3,6 +A,-00,+AA,-0A,+A0

SEQUENCE OF OPERATION

- . PINS L, B AND C HUST BE DOWN TO HAVE A BOWN LEVEL AT DAS.
- 2. PINS A AND D MUST BE DOWN TO HAVE A DOWN LEVEL AT DAA.
- 3. EITHER DOWN LEVEL AT D43 OR D44 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP.
- 4. EITHER L,B OR C UP WILL CAUSE AN UP LEVEL AT D43.
- 5. EITHER D OR A UP WILL CAUSE AN UP LEVEL AT D44.
- 6. BOTH LEVELS AT 043 AND 044 MUST BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE OOM.

DELAY


TURN ON (NSEC) 70 240
TURN OFF (NSEC) 110 515


				\ F		٦.
317028 - 1 -	18K •	0.		-25-		4
-2-	•	J0.7 +		-26-[4
-3-	•	3.3K	(•,•)	-27-	213692	1
-4-	J0.7	J0.7	①	-28-]
322347 - 5 -	560 Ω ♦	•		-29-[1
-6-	•	•	•	-30- [1
-7-	•	J0.7	\sim	-31-		1
322347 -8-	560 n	3.3K	③	-32- [213692	7
-9-	•	J0.7	U	-33-		1
317028 -10-	18K		_	-34-		7
-11-		J0.7		-35-		1
369218 -12-	1-D1-01-	•	③	l-36-l		1
-13-	J0.7	₩ - 0J		-37-	369218	1
		-K- 01	③	J-38-	369218	1
369218 -15-	1 TH 01	-X- 01	•	-39-	369218	1
317022 -16-	3.9K	13- 01		149 t	369218	1
317022 -17-	3.9K	17 DJ	③	41-	369218	1
317022 -18-	3.9K	-전- 이	_	42-	369218	1
317022 -19-	3.9K	-KI- DJ	(43-	369218	1
20	2-2-2-	1-12-01	•	44	369218	1
-21	J0.7 +	-KI- 0J		45-	369218	1
-22-	J0.7	-K- 01	③	46	369218	1
-23-	30.7	-A- 0J		47-	369218	1
350476 -24	1500 PF	-K- DJ		40	369218	4
	\$1200 FF \$	4 4 83		1	JUJZIU	
•	THE RESERVE	रामामा समा	m:			
	a de Sirini di di	Militiai	(#)			7
	1111111111	លប់ផ្លែងជា	111	T1-	369179	102
	بالمالكالمانيار	للبائسالي	لبللا	12-		4
,	ol NILI	GEC		T3-	369179	102
	171117	101-10	"	T4-		4
			В	T5-		4
484959	±21 13 20 00 10 00	2		T6-		4
	∓જ વ્	9		77-		J
	, ,			TR-		1

COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARO
APPROVAL DATE

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE ND.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.	
NAME SOTOL LS 1 2-WAY, 1 3-WAY NEG		116800						3
AND-NEG OR LOGIC BLOCKS WITH LOADS								12
DESIGN MODEL SMS 1440								8
DETAIL SCALE NONE								1913
CHECK DRAW MOE 2-12-62								l i i
APPRO CE 3-25-63 CHECK					<u> </u>			<u></u>] :






AXK-

P/N: 372209 EC: 0116177

REFERENCE DRAWING PRODUCTION DRAWING 372209

SDTDL LS TWO 5-WAY NEGATIVE AND - NEGATIVE OR LOGIC BLOCKS WITH OR WITHOUT LOADS



OTHER DESIGNATIONS

CONF. 1, 2 +0

SEQUENCE OF OPERATION


- PINS A, B, C, D AND E MUST BE DOWN TO HAVE A DOWN LEVEL AT DIG.
- 2. PINS F, G, L, Q AND R HUST BE DOWN TO HAVE A DOWN LEVEL AT D14.
- 3. A DOWN LEVEL AT DIA OR DIG WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP.
- 4. EITHER A, B, C, D OR E UP WILL CAUSE AN UP LEVEL AT DIG.
- 5. EITHER F, G, L, Q OR R UP WILL CAUSE AN UP LEVEL AT DI4.
- 6. THE LEVELS AT DI4 AND DI6 MUST BOTH BE UP TO TURN THE TRANSISTOR DFF, THE OUTPUT WILL BE DOWN.


DELAY

MIN MAX

TURN ON (NSEC)
TURN OFF (NSEC)

70 240 110 515






INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANSE NO.	APPROVAL	OATE	CHANGE ND.	APPROVAL	DEVELOPMENT NO.	П
MAME SOTOL LS TWO 5-WAY NEG AND-	3-25-63	116800						7
NEG OR LOGIC BLDCKS W DR W/D LOADS	4-10-63	116177	MDL					32
DESIGN MODEL SMS 1440								i iii
OETAIL SCALE NONE				ļ				17
CHECK DRAW MDE 2-7-63								1
APPRO 264 3-25-63 CHECK								




P/N: 372212 EC: 0114296


REFERENCE DRAWING PRODUCTION DRAWING 372212

SDTDL LS THREE 4-WAY NEGATIVE AND-NEGATIVE OR LOGIC BLOCKS WITHOUT LOADS



*FUNCTION OF LOAD





369218 317D22

수 의 수 의 수 의 수 의 **③** 317D22 369218 -18 • 369218 369218 19 -43 -20--21 -44 -45 -46 369218 -{\$- ₪ • 369218 369218 -22-369218 369218

T2-T3-T5-T6-484965

COMPONENT SIDE

	Al	PROVAL	DATE				
CHA	NGE NO.	APPROVAL	OEVELOPMENT NO.	Ι.			
				133			

CIRCUIT AND PACKAGING STANDARD

-39

40

369218

369218

369179 102

INTE	RNATIO	NAL BUS!	MESS N	IACHIN	ES CORP.	DATE	CHANGE NO.	APPBOVAL	DATE	CHANGE NO.	APPROVAL	OEVELOPMENT NO.	1_	l
MAME	SDTDL	LS 3	4-WAY	NEG	AND-NEG	3-25-63	116800						34	
OR LO	GIC B	LOCKS !	MITHO	UT LO	ADS								T.	ı
DESIGN			MOGEL	SMS	1440	ļ							8	H
DETAIL			SCALE	NO					ļ ————				١ ٣	
CHECK			DRAW	MDE	12-19-62				ļ					1
APPRO	180	-25-68	CHECK			l	i				<u> </u>] :

OTHER DESIGNATIONS:

+0 +A,=00,+AA,=0A,+..0

SEQUENCE OF OPERATION


- 1. PINS A, B, C AND E MUST BE DOWN TO HAVE A DOWN LEVEL AT 018.
- 2. PINS G,L,Q AND R HUST BE DOWN TO HAVE A DOWN LEVEL AT DIS.
- A DOWN LEVEL AT DI4, 015 OR DI8 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP.
- 4. EITHER A, B, C OR E UP WILL CAUSE AN UP LEVEL AT DIS.
- 5. EITHER G,L,Q OR R UP WILL CAUSE AN UP LEVEL AT DIS.
- THE LEVELS AT DI8, DI5 AND DI4 MUST ALL BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.


WITH 56D A. I.6K OR 6.2K COLLECTOR RESISTOR


TURN ON (MSEC) 70 TURN OFF (MSEC) 110


*THIS DELAY CAN INCREASE TO 280 NSEC IF THE COLLECTOR RESISTOR IS 6.2K RETURNED TO - 12V.

HATHIS DELAY CAN IN RETURNED TO -12V.



















REFERENCE DRAWING PRODUCTION DRAWING 372244

















SEQUENCE OF OPERATION

- 1. INPUT UP: TRANSISTOR (T3) ON, OUTPUT UP.
- 2. INPUT DOWN: TRANSISTOR (T2) ON, OUTPUT DOWN.

NOTES: 1. CONF. #1-#4 MAY ONLY BE ORIVEN BY UNLOADED BLOCKS DUE TO THE 1.3K RESISTOR TIED TO -12V.

2. CDNF. 85-88 ARE USEO WHEN DRIVEN BY A CLAMPEO LOGIC BLOCK, IP, OR TRIGGER.

	-12
18 N	. G O
030	1.
A A	
P	P
<u>[2/8]</u>	
	62 fi 18 N 030



					LEVELS			
PINS	SI	IGNAL NAME	WAVESHAPE		MIN	MAX		
				UP	65V	D5V		
Н	۲	INPUT		DOWN	-6٧	*		
	П			UP	-1.250	- .05V		
L	۲	OUTPUT		DOWN	-6.710	-6.71V		
	П			UP	65٧	D5V		
н	٧	INPUT		DOWN	-6V	₩		
	П			UP	1.250	D5V		
L	١٧	OUTPUT		DOWN	-5.510	-6.69V ²		

- * FUNCTION OF CURRENT SWITCHED.
- I. ORIVEN BY LOGIC BLOCK.
- 2. DRIVEN BY IP, TRIGGER OR CLAMPED LOGIC BLOCK.

DELAY-MAXIMUM

LOW SPEED DRIVERS:

	TURN ON (NSEC)	TURN OFF (NSEC)
LOGIC BLDCK	70	50
CLAMPED LOGIC BLOCK	24	28.
I.P.	36	20


HIGH SPEED DRIVERS:


TUR	N ON (NSEC)	TUPN OFF (NSEC)
LOGIC BLOCK	46	52
CLAMPED LOGIC BLOCK	39	32
I.P.	56	21

• • • • • •	-25-
	-26-
	-27-
	-28-
4 (2 4 1)	-29- 132778
(0,0)	-30-
62 C IV	-31-
	-32- 317429
J0.7	-33-
10 115 +	-34- 482169
J0.7 J0.7	-35-
J0.7	-36-
	-37-
	-38-
• 10.7	-39-
	40-
• 62 D IV	-41- 132778
	42-
1.3K	-43- 317429
1.18	-44- 317429
	45-
\$ 62 0 IV \$ (**)	-46- 1327/8
1.38	47
	-48-
الساسا فالشنابال السنانية	
	TI- 2391057 278
	T1- 2391057 278
	J0.7 62 n iw J0.7 J0.7

404777	- 12- GN		177- 18-	369099 369099	278
	COMPONENT	SIDE			•
		CIRCUIT AND	PACKAGING	STANDARD	
		APPROVAL		AATE	

INT	ERNATIO	INAL BUSI	NESS N	ACHIN	ES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.	7
NAME		LEMENTA	RY EM	ITTER		3-25-63	116800						T.
	FOLL	.OWER				11-21-64	122721	GLK					. w
DESIGN			MODEL	SHS	1440					i			38
DETAL	1		SCALE	NC	NE	 							100
CHECK	1	1	WARD	MDE	1-3-63	<u> </u>				-			
APPRO	260	3-25-63	CHECK		1								






AZK-

P/N: 372275


REFERENCE DRAWING PRODUCTION DRAWING 372275

SDTDL SINGLE SHOT



SECUENCE OF OPERATION

- OPERATION IS INITIATED BY COINCIDENCE OF DOWN LEVELS ON PINS L, D, AND P. T7 TURNS ON AND ITS OUTPUT IS COUPLED THROUGH C26 TO TURN ON T4. T5 TURNS OFF AND THE OUTPUT IS DOWN FOR THE DURATION OF THE DELAY TIME.
- 2. RESET TO THE OFF CONDITION IS AUTOMATIC AT THE END OF THE DELAY TIME.



	PINS SIGNAL NAME		CIGNAL NAME WAVESHAPE		LEVELS			
l			IGNAL NAME	MALE STATE		MIN	MAX	
۲					UP	650	+.24V	
Ù	ī.	Ÿ	INPUT		DOWN	-5.817	-12.48V	
۲	-				UP	65V	+.24V	
ľ	D	Y	INPUT		DOWN	-5.810	-12.48V	
۲	<u> </u>	-			UP	650	+.24V	
l	P	Y	INPUT		DOMN	-5.814	-12.48V	
H	-	\vdash		*DELAY	UP	65V	05V	
l	8	٧	INPUT	*DELAY -	DUWN	-5.8IV	-9.5IV	

* THE DELAY TIME IS DETERMINED BY THE CAPACITOR WIRED TO PIN R AND THE SETTING OF THE DELAY POTENTIOMETER.

MIN MAX TON (NSEC) 30 380 T_{OFF} (NSEC) 390 340

WIRE PIN R TO

FOR PULSE WIDTHS FROM - TO


A AC F

.39 US - 3.0 US 2.9 US - 21 US 21 US - 167 US 143 US - 1.1 MS .94 MS - 7.29 MS 7.4 MS - 63 MS 51 MS - 340 MS

				721ر	082	
		0 [io 3	-	/ [,	1
491300	HAU .	O ∮ J0.7	_1	-25 1 -26 1	2501.22	-
492543 - 2 -	K BRS	150 PF	d	[27]	350432	ł
492475 4	J0.7	•	3 +	28	216468	1
	220K	TOK	_ PI	29	210400	1
216472 - 5 -	15K		2100K	· -		1
	J0.7	J0.7	1	-30 -		i
481718 - 7 -	121K ±1%	•	\vee	┝╝╌	21(1:52	┨
- 8 -	J0.7	1.6K	11	├ 32 ┤	216450	-
492484 9	3.48K ±1%	1	41	- 33 - - 34 -	216459	1
10-		4.3K	(I * F	491228	1
216455 -11-	2.7K		4	-35-		4
216476 - 12-	22K	01-5+		├36 - ├37 -	369218 369218	4
216462 -13-	5.6K	07-04			309210	4
369218 -14-	+C+ DJ	J0.7	•	-38 -	1.00500	-
216459 - 15-	4.3K	0,0068UF		-39 -	492500	4
369218 -16-	44-DJ			-40-	350100	4
369218 -17-	-KI- DJ	47 PF	•	1:11	350420	4
369218 - 18 -	+>+ 01	J0.7		-42-		4
-19-		051 UF		-43-	217054	4
491223 - 20 -	€ 33Ω I/2W	J0.7	, 0	-44		4
-21-	J0.5	+15 UF		-45-	222067	_
124577 - 22 -	0.33 UF+	J0.7	8	-46-		1
- 23 -	J0.7	0.001 UF		-47-	350453	4
124584 - 24 -	+2.2 UF	J0.7		-48-		ل
			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,		
		n illilili ii				
-19				TI-		7 066
٠٠ اـــــــــــــــــــــــــــــــــــ	6.000	0.000000	ideil	T2 -		7
				Т3 -		7
/	Q N L	1 C E (; A	T4 -	526881	066
	RPMK	HFD	В	T5 -	369179	102
399551 —	75	ON S		T6 -		7
0	÷ 2	5		17	369179	102

COMPONENT SIDE

INTERNATIONAL BUSINESS MACNINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.	- 1
	3-25-63	116800						73
	12-11-63	119236						4
DESIGN MODEL SMS 1440	8-31-64	12:295						0
DETAIL SCALE NONE CHECK DRAW MOE 3-13-63	20JUL65	124792						15
APPHD CE 3-25-63 CHECK	7JUN66	126392			<u> </u>			



734381

REFERENCE DRAWING PRODUCTION DRAWING 372531

734381


SDTDL HS ONE 2-WAY, ONE 3-WAY NEGATIVE AND - NEGATIVE OR LOGIC BLOCKS WITHOUT LOADS

-0.1V -0.35V

015

-5.8IV 7

-12.48V#





-00, +AA, -0A, +A0


SEQUENCE OF OPERATION

- 1. PINS L, B AND C MUST BE DOWN TO HAVE A DOWN LEVEL AT D43.
- 2. PINS A AND 0 MUST BE DOWN TO HAVE A DOWN LEVEL AT $^{\circ}$ D44.
- EITHER LEVEL DOWN AT DAS OR DAS WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT TO BE UP.
- 4. EITHER L OR B OR C UP WILL CAUSE AN UP LEVEL AT D43.
- 5. EITHER D OR A UP WILL CAUSE AN UP LEVEL AT D44.
- 6. BOTH LEVELS AT D43 AND D44 MUST BE UP TO TURN THE TRANSISTOR OFF, THE OUTPYT WILL BE DOWN.

DELAY

WITH 5600, 1.6K OR 6.2K COLLECTOR RESISTOR

HIN <u>MAX</u> TURN ON (NSEC) TURN OFF (NSEC) 280 300



KI- FB

FB ## FB ## FB

KI- FB

COMPONENT SIDE

3.9K 3.9K 3.9K

J0.7

J0.7

0

•

•

- 41

45

369623 369623

369623

369623

369623 369623

369623

TI- 369656 124

369656

							•	·	
INTERNATIONAL OUS	INESS MACHINES CORP	DATE	CHANGE NC.	APPROVAL	BATE	CHANGE NO.	APPROVAL	OEVELOPMENT NO.	П
MAME SOTOL HS I	2-WAY, 1 3-WAY N	EG 4-25-63	1168009						7
AND- NEG OR LOGI	C BLOCKS W/D LOAD	s							12
DESIGN	MODEL SHS 1460							1	w
DETAIL	SCALE NONE			-	<u> </u>			 	100
CHECK	DRAW MDE 2-8-	63		<u> </u>					-
APPRO KE# 4-25-6	CHECK								

317022 317022

317022

484959

-17

-18-

~19

-20--21 -

-22-

-T9




734375 CEZ-

P/N: 372525 EC: 0116156

REFERENCE DRAWING PRODUCTION DRAWING 372525

SDTDL HS TWO 5-WAY NEGATIVE AND - NEGATIVE OR LOGIC BLOCKS WITH OR WITHOUT LOADS




SEQUENCE OF OPERATION

- 1. PINS A, B, C, B AND E MUST BE DOWN TO HAVE A DOWN LEVEL AT DIG.
- 2. PINS F, G, L, Q AND R HUST BE DOWN TO HAVE A DOWN LEVEL AT DIA.
- 3. A DOWN LEVEL AT DIA OR DIG WILL CAUSE THE TRANSISTOR TO TURN CN, THE OUTPUT WILL BE UP.
- 4. EITHER A, B, C, B OR E UP WILL CAUSE AN UP LEVEL AT DIG.
- 5. EITHER F, G, L, Q OR R UP WILL CAUSE AN UP LEVEL AT DI4.
- 6. THE LEVELS AT DI4 AND DI6 NUST BOTH BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.

DELAY	MIM	MAX
TURN ON (NSEC) TURN OFF (NSEC)	15 24	280 300

	-25-
2-1-0	-26-
	-27-
317028 -4- 18K	
	-29-
1.6K 😯	-30- 317018
	1-31-
0.01UF+)	-32- 124455
213692 9 3.3K 0.01UF+	-33-
	34-
350408 II I5 PF	-35-
7,000	-36-
	1 32
317022 -13 - 3.9K 369623141415 - FB	-38-
317022 -15- 3.9K	-39-
369623 -16 -17 JO.7 FB +3-	-41- 369523
	42- 369623
-18- JO.7 FB +0	43 369623
369623 - 19 - +4- FB FB +4- FB -4-	44 369623
369623 -21 -D+ FB FB +Q+ FB +Q	46 369621
	46 369623
-23-	
-24-	-46-
	<i></i>
	T1-
	T2-
	Т3-
Q N L J G E C A	T4- 369656 124
RPMKHFDB	15-
10144	16-
484961	77-
+1	T8-
	The state of the s
COMPONENT SIDE	1
	1

MIFRMATIONA	L NUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE -	CHANGE NO.	APPROVAL	DEVELOPMENT NO.	1_
	HS TWO 5-WAY NEG AND-	4-25-63	1168009					171	122
	BLOCKS W OR W/O LOADS				<u> </u>				1 7
DESIGN	MODEL SHS 1460				1				12
DETAIL	SCALE NONE	1					1		1-
CHECK	DRAW P.OE 2-8-63		 	 	1		1		1
APPRO CAR	-25-4 CHECK	1			1	<u> </u>			



734305 REFERENCE DRAWING PRODUCTION DRAWING 372196 SDTDL LS 4 2-WAY POSITIVE AND LOGIC BLOCKS WITH LOADS 1500 PF +1 2M R34 560 n -0.05V -0.65V R30 +12M ₹12 560 n * FUNCTION OF LOAD ₹ R15 N 102 OTHER DESIGNATIONS: -0, +A0, -OA, +AA, -00 SECUENCE OF OPERATION 1. ALL INPUTS UP: TRANSISTOR OFF, OUTPUT DOWN. 2. ANY INPUT DOWN: TRANSISTOR ON, OUTPUT UP. DELAY

TURN ON (NSEC) 75 100% TURN OFF (NSEC) 40 200%

*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS $6.2 \mbox{K}$ Collector resistor returned to -12V.

***THIS DELAY CAN INCREASE TO 350 MISEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO - 12V.

	L4-	⊣•	4nn -(34	_	-204	303410	J
	369218 - 5	• • • • • • • • • • • • • • • • • • •	•		-29-		7
	369218 - 6 -	0J - D	4.3K	•	-30-	317023	1
				©	-31-		1
	317023 -8-	4.3K	43K		-32-	334919	1
	-9-	J0.7	<u> </u>	•	-33-	334313	1
			F-12-1	•			4
		43K	560 N	(3)	-34-	322347	4
	-11-	1	-	③	-35-		4
	322347 -12-	560 Ω	J0.7	$\overline{}$	-36-	322347	1
	-13	10.7 b	560 Ω		-37-	322347	1
	-14-		•	•	-38-		j
	334919 -15-	43K	43K		-39-	334919]
	-16	4	4.3K	(3)	-40-	317023	1.
	317023 -17-	4.3K	J0.7	③	-41-		1
	-18-		•		42-		1
	-19		-		-43-		1
	- 20		60J -CH-	\odot	44	369218	1
	369218 -21	OJ -D+-	DJ -DI-	_	L45-	369218	1
	-22		560 n		-46-	322347	1
	369218 -23	J0.7	4 300 11 4		47-)22)7/	1 .
			J0.7		40-		1
	350476 -24	1500 PF	30.7		-46-1		j
			********		,		
		- 100233333	1104061366	ii:l			
- 1	02 369179 -T9			ii:l	TI-		1
	Community of management		1 11 11 11 11 11 11 11		T2-		1
				TT	T3-	369179	1102
			JGEC	A	T4-	369179	102
		RPM	KHFD	B	T5-	192172	1
	484027				T6-		1
	В	127	S S		T7-	360170	102
					T8-	369179	1.02
					: 4		J
		COMPON	ENT SIDE	•			

		PPROVAL	OATE		ł			
	-	N.A.F.	20FEB62					
I	CHANGE NO.	APPROVAL	DEVELOPMENT NJ.	73				
				30				


							1		ı
INTERNATIONAL BUSINESS MACHINES COR	P. DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NJ.	7	
NAME SOTOL LS 4 2-WAY POS ANO	3-25-63	116800						32	
LOGIC BLOCKS WITH LOADS	10-21-63	118933						w	
DESIGN MODEL SMS DETAIL SCALE NONE	1002055	126162	GLK					응	1
CHECK ORAW MDE 12-10-	62 23FEB66	127160	GLK					1 1	:
APPRO PE-3-25-63 CHECK									ş

DF J - 729909

REFERENCE DRAWING

SEE PRODUCTION DRAWING 370232


TDL & TRL LOAD CARD



APPLICATION

1. USED FOR TDL AND TRL COLLECTOR LOADING


2. MAY BE USED IN PARALLEL IN CERTAIN APPLICATIONS




	•	CIRCUIT AND FAC	KARINE SIANUNES				
	Al	PROVAL	DATE				
		ABC	4-2-62				
CHA	NGE NO.	APPROVAL	DEVELOPMENT NO.				
				729			

INTERNATIO	MAL BUSINESS N	IACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.	
		TOL AND TRL	6-29-62	1 15599			<u> </u>	<u> </u>		72
	AD CARD		7-30-63	117824				<u> </u>		18
DESIGN	MODEL						1			18
DETAIL RQ	3-1-62 SCALE	NONE			 		1			70
CHECK WH		JRP 7-11-63							į	1 1
APPRO	CHECK	2/1/7-12-63			1		<u> </u>	<u> </u>	<u> </u>	











DGC-P/N: 370244

REFERENCE DRAWING PRODUCTION DRAWING 370244

734348

SDTDL MEMORY . 15D USEC DELAY LINE





SEQUENCE OF OPERATION


- 1. INPUT UP: TRANSISTOR (T2) ON, TRANSISTOR (T1) OFF, OUTPUT DOWN.
- 2. INPUT DOWN: TRANSISTOP (T2) OFF, TRANSISTOR (T1) ON, OUTPUT UP.

				LEVELS				
PINS	SI	GNAL NAME	WAVESHAPE	MIK	MAX			
			UF	65V	17			
L	١٧	INPUT	DC	WN -6.06V	-7.04V			
	H		U	39V	0.00			
Q	Y	INPUT	DC	WN -2.66V	-3.540			
	H		U	65V	17			
A	١٧	OUTPUT	Dr	MN -5.81V	-6.76V			

--- 150 USEC

DELAY THRU DT - (PIN Q TO PIN A)


TON (NSEC) 50 60 70 TOFF (NSEC) 55 68 80




Al	PROVAL	DATE					
		:					
HANGE NO.	APPROVAL	DEVELOPMENT NO.					
			7				


CIRCUIT AND PACKAGING STANDARD


HATE	PHATE	WAI	HSHA	1 22 H	ACKIN	ES CORP.	DATE	CI	HANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.	J	
HAME							4-17-6	3	116800A						3	
	OE LA		LINE				1-25-6		23184						W	١.
DESIGN				MODEL		1440	140CT65		125832						õ	1
DETAIL		1_		SCALE		DNE		'		——					l	1;
CHECK				DRAW	MOE	1-9-6	<u> </u>					 		1	l	1 8
APPRO	152	4-1	7-63	CHECK												•




and the second of the second













729914 DGU-

REFERENCE DRAWING

SEE PRODUCTION ORAWING 370379





SEQUENCE OF OPERATION

- I. ALL INPUTS DOWN TRANSISTOR ON OUTPUT LP
- ANY IMPUT BOWN TRANSISTOR OFF DUTPUT DOWN
- 3. COLLECTORS MUST BE LOADED
- 4. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.

NOTE: THIS LEVEL ASSEMBLY IS DIRECTLY INTERCHANGEABLE WITH EARLIER DISCRETE COMPONENT ASSEMBLY LEVELS.

	l	SIGNAL	WAYE SHAPE	1	EVELS	
PINS		HAME	MAKE PROPE		MIN	MAX
	Н			UP	65	1
A,D, H,Q	٧	INPUT		DOWN	-5.81	-8.8
	Н			UP	65	1
B,E. L,P	٧	INPUT	L	DOWN	-5.81	-8.8
	Н			UP	65	1
G.C. F.R	١٧	OUTPUT		DOWN	-5.81	-8.8

DELAY: SOTOL - LOW SPEED

LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR

MAX. 100∵ TURN ON (NSEC) TURN OFF (NSEC) 200

 $\pm \text{THIS}$ DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

STHIS DELAY CAN INCREASE TO 350 NSEC WHEN THE ORIVING BLOCK

OR THE BLOCK THAT DRIVES TH RESISTOR RETURNED TO -12V.

2	5.8K 102	4 0 7 HI	102 <u>A</u>
-12 -12 -12 -12 -12 -12 -12 -12	N2 6 N 102	P 0 2 DI	12 12 12 12 12 12 13 15 102 102
LEVELS	0.5 - 5 - 1.0 - 1 1 1 1 1 1 1	1 36-1 Y JULY Y JULE Y	-47 -48 -49 -50 -51 -52 -53 -54 -55 -56 -57 -58 -59 -60 -0.7
70.100	<u> </u>		- 62-

-20-

397677

CIRCUIT AND PA	CIRCUIT AND PACKACING STANDARS				
APPROVAL	RATE				
ABC	4-2-62				

COMPONENT SIDE

M1-2399110 M2-2399110

- 369179

369179

369179

T6- 369179 102


SDTOL SDTOL


102


102

102


DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	BEVELOPMENT NO.	
6-29 -62	115599						12
1-3-63	116034						18
10-21-63	118933						J I
IODEC65	126162	GLK					1
1,	132163						Ш
	6-29 -62 1-3-63	1-363 116034 10-21-63 118933 100EC65 126162	1-3-63 116034 10-21-63 118933 100EC65 126162 GLK	1-3-63 116034 10-21-63 118933 100EC65 126162 GLK	1-3-63 116034 10-21-63 118933 1190EC65 126162 GLK	L-20 -62 115599 1-3-63 116034 10-21-63 118933 100EC65 126162 GLK	L-20 - 62 115599 1-3-63 116034 10-21-63 118933 1100EC65 126162 GLK











•














.

0

0


0 0


0 0 0


0

0

•









HE MID ME TO THE TO THE TOTAL	25 3 8 2 9	CAND CODE D J A- CAND CODE D J A- CAND CODE D J A- CAND CODE CAND CODE
MIO M7 UNITS BIAS COMMON	٣ ١ ١ ١ ١ ١ ١ ١	1508) 1508) 1508) 1508) 1508) 1508)

b





al


Ø





a





















































































•



REFERENCE DRAWING PRODUCTION DRAWING 372223 734395 YKU-P/N: 372223 EC: 0114426

SET/RESET LOAD





APPLICATION

C


734395


USED TD LIMIT THE DRIVE CURRENT TO THE SWITCH CORE MATRIX.








									i i
INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	OEVELOPMENT NO.		ľ
NAME SET/RESET LOAO	3-25-63	116800						3	
MAME SETTRESET COMO	3-25-65	11000		¥ :				4	
DESIGN MODEL SMS 1440	I					1		101	8
SCALE NONE	<u></u>		 	ļ				5	1
CHECK ORAW MOE 2-20-63			ļ			l	1 .		1
LPPRO 2003-25-63 CHECK	I		<u> </u>	1		<u></u>			•






































734339

ZGG-

REFERENCE DRAWING'
PRODUCTION DRAWING 372585

SDTDL HS FOUR 2-WAY NEGATIVE AND LOGIC BLOCKS WITH LOADS





+0, +A0, +OA, +OO, I, IO, IA

SEQUENCE OF OPERATION


1. ALL INPUTS DOWN TRANSISTOR ON, OUTPUT UP.

24 ANY INPUT UP: TRANSISTOR OFF, OUTPUT DOMM.

DELAY

·	WIN	MAX
TURN ON (NSEC)	18	100
TURN OFF (MSEC)	15	150

NOTE: THIS LEVEL ASSEMBLY IS DIRECTLY INTERCHANGEABLE WITH EARLIER DISCRETE COMPONENT ASSEMBLY LEVELS.



0.5 0.5 0.7 0.7 0.7 0.7 0.7 0.7 0.7 0.7
/ IQINILIJIOJE IVIA III— 30352

INTERNATIONAL RESINESS MACRINES CREP.	BAIL	CHARSE NO.	APPROVAL	BATE	CHARGE NO	APPROVAL	DEVELOPMENT		
MANE SOTOL HS FOUR 2-WAY NEGATIVE	4-24-63	116800C			<u> </u>			<u> </u>	
AND LOGIC BLOCKS WITH LOADS	4-28-64	121009	GWS					<u>~</u>	
DESIGN MODEL SMS	24JANUS	1264010	ALX		L			133	ı
DETAIL SCALE NONE	1 400066	126401J	GLK						ı
CHECK BRAW MDE 4-16-6	17, 11,00	1331/8						$oldsymbol{ol}}}}}}}}}}}}}}}}}}$	ı
APPRO ALL MILLY CHECK	9	132168							



REFERENCE DRAWING PRODUCTION DRAWING 372586


734341

734341 ZGH P/N: 372586

SDTDL HS FOUR 2-WAY NEGATIVE AND LOGIC BLOCKS WITHOUT LOADS

:0:35V

-12.48V#-



OTHER DESIGNATIONS +0, -A0, +0A, +00, I, ID, IA

SEQUENCE OF OPERATION

- I. ALL INPUTS DOWN: TRANSISTOR ON, OUTPUT UP.
- 2. ANY INPUT UP: TRANSISTOR OFF, OUTPUT DOWN.

DELAY

WITH 560n OR I.6K COLLECTOR RESISTOR

TURN ON (NSEC) TURN OFF (NSEC) 100° 150° 15 ** THIS DELAY CAN INCREASE TO 180 NSEC WITH A 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

*** THIS DELAY CAN INCREASE TO 200 NSEC WITH A 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

MIN

NOTE: THIS LEVEL ASSEMBLY IS DIRECTLY INTERCHANGEABLE WITH EARLIER DISCRETE COMPONENT ASSEMBLY LEVELS.


MAX


-5.81V	Ï	:	+124	
D 0) #i - 3	HI 5.8k C47	} -{}-{}-	
	-12 10 M2 SK		+12M ↑11 ★N2 ★35K	
и 0— { <u>9</u>	M2 M	5.9K . C50	6 N	

; []—[]		
, Al	MI SK	\$ N1 6 75% \$
8 0-9-94- NI A 0-7-01-68	5.8K	124 124
יים אינים אינים 1 1	,	+12h
·	M2 ;	N2 R 35K P
6 0	M2 5.8K	124 124
P 0 2 0 3	c9 	


		- 1		7	
	} · -	-24-	• • • • • • • • • • • • • • • • • • •	47- 35040	0.7
	7 2 -	-25-	•(•)• •/ □ •••]/• •(•(•)•	40-	
	7-3-	-26-		49	-
0.7 350408	7-4-	-27-	15 PF 4 200 15 PF	-50- 350408	0.7
0.5	5-1.0	-28-	J0.5 J1.0	- 51-	
	- 6 -	-29-	· (2) · •7 10 • (•)	-52-	
	7-7-	-30-		-53-	-+
0.5	- 8 -	- 31-	JO.5 + • • H2 • JO.7	-54-	0.7
0.7 350408	-9-	-32-	15 PF 4 0000 0 10.5	-55-	0.5
	-10-1.0	-33-	030 11.0	-56-	
	1111			-57-	
0.7	1-12-	-35 -	J0.7	-58-	
	-13-1.0	-36-	• JI.0 • •	-59-	
0.7	-14-	-37-	J0.7 J0.7	-60-	0.7
0.5	-15-0.8	-38-	J0.5 + J0.8 • n	-61-	-10-4
	-16-	-39-		62-	
	1-17-	-40-	• • •7 10• • •	-63-	
	-16-	-41-		64	
	-19-	-42-		F65]	
	-20-	-43-	0 0 1 13	-66-	+-1
0.7	-21-		J0.7 • • •		
'	-22-1.0			67-	
	-23-1.0	-46-	J1.0 J1.0	-68-	
	1.20 1		<u> </u>	J. 682	10.5
				MI-2399110	7
				M2-2399110	SDTO
				M3-	┦ """
			ONLIGECA		=
		. /		TI - 369656	124
	397677	_/	RPMKIHFDB	T2- 369656	124
	73,011	_	200 E	T3-	4
			+1	T4-	-
				T5-369656	124
		CON	PONENT SIDE	T6-[369656	124
		COM	LOUEN 21DE		

INTERNATIONAL O	IJSINESS MACHINES CO	P. DATE	CHANGE NO.	APPROVAL	DATE	CHARGE NO.	APPROVAL	 T
MAME SOTOL HS	FOUR 2-WAY NEGAT	IVE 4-24-63	1168000			132169		15
DENGAL	DCKS WITHOUT LOAD	4-28-64	121009	GWS				J
DETAIL	SCALE NONE	5-10-65	124279	GLK				1
MECK	DRAW MDE 4-16	-6124JAN66	1264010	ALX				┨╹
1000 8 6-7 4-24	R3 CHECK	I APR66	126401J	GLK				









C

0

